Abstract-Software-defined radio receivers increasingly exploit linear RF V-I conversion, instead of RF voltage gain, to improve interference robustness. Unfortunately, the linearity of CMOS inverters, which are often used to implement V-I conversion, is highly sensitive to Process, Voltage and Temperature variations. This paper proposes a more robust technique based on resistive degeneration. To mitigate third-order IM3 distortion induced by the quadratic MOSFET I-V characteristic, a new linearization technique is proposed which exploits a floating battery by-pass circuit and replica biasing to improve IIP3 in a robust way. This paper explains the concept and analyzes linearity improvement. To demonstrate operation, an LNTA with current domain mixer is implemented in a 45 nm CMOS process. Compared to a conventional inverter based LNTA with the same transconductance, it improves IIP3 from 2 dBm to a robust P IIP3 of 8 dBm at the cost of 67% increase in power consumption.
Traditional radio receivers exploit an impedance matching low-noise amplifier (LNA) with voltage gain followed by a voltage driven mixer. Alternatively, a low-noise transconductance amplifier (LNTA) can be used followed by a current commutating mixer (see Fig. 1 ). Often, this LNTA also realizes impedance matching, although not always. This latter architecture has gained popularity during the last decade, as it can both achieve very good linearity and low noise, especially when a passive mixer is used. Historically, the fact that noise of a MOSFET biased at is zero has been an important reason to choose for a passive mixer, where early designs use a voltage-mode LNA with voltage mode passive mixer [5] . A narrowband LNTA followed by a current-driven mixer was proposed in [6] and favorable noise and linearity results were reported compared to active mixer solutions with a narrowband LC-based LNA [6] . Later inductor-less wideband designs stress the benefits of RF -conversion to improve bandwidth [7] and interference robustness in a multi-band or wideband software radio front-end context [8] [9] [10] . To grasp the potential linearity benefits intuitively, it may be instructive to realize that the output voltage swing of a voltage amplifier is hard limited to VDD, while there is no hard absolute limit on the output current of a -converter (see Fig. 1 ) if low ohmically loaded. Hence, handling strong interferers in the current domain can be beneficial. Conceptually, the idea is to avoid voltage swing and voltage gain at RF. Instead, only -conversion is done at RF, and -conversion is moved to baseband (see Fig. 1 ), where it can be combined with low-pass filtering to eliminate blockers [7] , [10] , [11] . Moreover, the low virtual ground node impedance gets upconverted from node D to B in Fig. 1 , reducing the output voltage swing of the LNTA, which is beneficial to reduce -swing related LNTA nonlinearity [8] , [11] .
The -conversion based receiver concept can also be combined with the impedance matching noise cancellation concept [4] , [12] . In [13] , input matching is provided by a passive switched resistor mixer path known as the main path as shown in Fig. 2 . The noise of the matching resistor is cancelled at the output of the receiver by the frequency-translated noise cancellation (FTNC) technique [7] , [13] . Compared to the noise cancellation technique described in [12] , the cancelling does not occur at RF but at baseband after down-conversion. The upper signal path, known as the auxiliary path (label "aux"), achieves noise cancellation by converting the receiver's input voltage to an RF current, using a transconductor Gm with high ohmic input. This current is down-converted by a current driven passive mixer as shown in Fig. 2 , -converted and subtracted Fig. 1 . RF-front-ends employing (a) voltage gain ( -) (e.g., LNA) followed by high-input impedance mixer (e.g., active mixer) and (b) -conversion followed by passive mixer driving output current into a virtual ground node D. (c) Impedance conversion via passive mixer switch from node B to D. from the main path, where noise cancelling occurs to achieve a low noise figure (NF). As the main path is very linear (switched resistor mixer) and its distortion is actually also cancelled like its noise by the auxiliary path, the transconductor now becomes the noise and linearity bottleneck. To achieve high resilience to out-of-band interference, a high linearity transconductor is wanted.
Many recent receiver front-ends [11] , [13] [14] [15] [16] use a CMOS inverter as a transconductor due to its high linearity and relatively good normalized signal-to-noise ratio [17] . However, this linearity is achieved by "complementary derivative superposition" [18] , which relies on cancellation of PMOS and NMOS transistors' distortion terms. This cancellation critically depends on biasing and is sensitive to process, voltage and temperature (PVT) variations. In this paper, the linearization technique for transconductors first presented in [19] will be further analyzed. It exploits negative feedback by resistive degeneration, but aims to avoid the problem of IM3 induced by the quadratic MOSFET term in combination with negative feedback. We will show that this is possible by adding a floating battery in a complementary -conversion circuit. The linearity benefits and limitations will be analyzed, with special attention to the robustness over PVT variations.
In Section II, the properties of the CMOS inverter as a transconductor are reviewed with focus on linearity limitations induced by PVT variations. In Section III, the effect of using resistive degeneration to improve IIP3 is analyzed. It will be shown that the full advantage of the negative feedback is not obtained due to second-order to third-order conversion of distortion. This discussion leads to the new transconductor circuit proposal which is presented in Section IV. Section V presents its implementation details and the chip used to measure its performance, which is presented in Section VII. Section VII finally draws conclusions based on the measurements and theory.
II. CMOS INVERTER AS A TRANSCONDUCTOR
For a CMOS inverter (Fig. 3) , the transconductance is the sum of the transconductances and of the NMOS and PMOS transistors, respectively, while reusing the same bias current. Hence, both transistors contribute signal current, resulting in low NF and good power efficiency (high and ratio). The low impedance loading at the inverter's output (Fig. 1 ) due to the passive mixer's upconversion of virtual ground impedance not only makes it linear but also extends the RF bandwidth [8] by pushing the output pole to a higher frequency.
For low drain voltage swings, the output current variation is mainly defined by the input (gate) voltage perturbation from the bias point, which can be written as a Taylor series expansion: (1) Here, are the currents at the drains of the NMOS and PMOS transistors and at the output of the inverter, , and are the derivatives of the output current and is the corresponding input-referred third-order intercept point of the inverter [18] and is the receiver's source resistance. 1 These are illustrated in the simulation results of Fig. 3 .
By properly sizing the transistors, and adjusting the biasing, it is possible to achieve cancellation of the third-order derivative. Notice the peaks in the (Fig. 3) corresponding to the zero crossings in . This linearization technique is known as complementary derivative super-position [18] , [20] . However, in practice these peaks (sweet spots) have a rather limited benefit as they rely on cancellation between derivatives of currents of the P and N devices, which vary with PVT. Hence, we look for more robust ways to improve linearity. Moreover, sharp peaks only give good linearity for low swing, while higher order distortion products strongly come up with increasing voltage swing. In a realistic 45 nm CMOS inverter simulated in Fig. 3 , the linear region is very small and occurs around where is nearly constant and its derivatives and have zero crossings. In literature [8] , [10] , results above 10 dBm have been presented. However, results over PVT spread are rarely reported [20] . In the Appendix, it is demonstrated that a CMOS inverter with ideal square-law MOSFETs when properly dimensioned can cancel its second-order currents and becomes perfectly linear while the supply, ground and individual transistor currents still carry second-order distortion. In practice, second-order effects like mobility reduction and short channel effects play a significant role. These effects are difficult to capture in simple design equations.
III. IMPROVING CMOS TRANSCONDUCTOR LINEARITY -RESISTIVE SOURCE DEGENERATION
Normalized SNR (NSNR) [17] defined as is a figure-of-merit which tries to do a fair comparison of 1 In this paper, is 50 for single-ended or 100 for differential input. transconductors independent of width scaling. Resistive degeneration is a well-known linearization technique which exploits negative feedback. A resistively degenerated MOS transistor as shown in Fig. 4 (a), can potentially achieve high (NSNR) when compared to other alternatives [17] . However, for low loop gain, the square-law term of a MOSFET can be problematic as it indirectly generates third-order distortion [18] , [21] . To understand this intuitively, for simplicity of explanation, assume that MOS transistors are ideal square law devices. Now, if a source degeneration resistor is added as in Fig. 4 (a), due to the quadratic drain current the source voltage will contain a quadratic term. The MOSFET will mix this quadratic term with a linear term on the gate to generate third-order distortion which would not exist without resistive degeneration. To analyze intermodulation distortion in the transconductor of has second-order distortion components at frequencies , and . The square law MOSFET term mixes these tones on the source with tones on the gate, which also results in third-order distortion components in at frequencies and . A similar effect happens in the degenerated PMOS transistor and when the two outputs currents are added, the degenerated CMOS inverter can have more third-order distortion than a CMOS inverter under the same biasing conditions. This may be a key reason for the rather rare use of degeneration in MOS based LNTAs, where the available loop gain is limited at RF [18] , [21] .
IV. IMPROVED LNTA
The distortion mechanism can be visualized easily in the time domain if a single tone input voltage is applied to the gate node of a degenerated inverter as in Fig. 5(a) . The voltages and at the sources of the NMOS and PMOS transistors have fundamental terms that are in phase, while their secondorder harmonics are out-of-phase to each other. As shown in the Appendix, these fundamental and second-order terms in and can be made equal by choosing appropriate aspect ratios of the MOSFETs. Since these quadratic MOSFET current terms that flow through the degeneration resistors (dashed-red) largely cause the third-order distortion problem, we can provide another current path for these terms to avoid this distortion. This is the goal of the added "by-pass" battery shown in Fig. 5(b) . As the quadratic term (dashed) is short-circuited, so that it flows in a loop with and the MOSFETs, it does not generate a quadratic current in the resistors, nor does it flow to the output. In this new LNTA topology, the individual transistors do have second-order distortion currents but their source voltages will ideally have no second-order distortion and hence the third-order distortion generation mechanism mentioned earlier is eliminated. In practice complementary P/N mismatches will introduce residual quadratic terms again, but significantly smaller, as is analyzed in the Appendix. Fig. 5(c) shows suppression of third-order distortion under two-tone test in frequency domain. Fig. 6(a) shows simulation results in terms of histograms of obtained from 50 Monte Carlo trial runs (around nominal conditions) of the input referred of a plain CMOS inverter (Inv), and the degenerated inverter with an ideal floating battery bypass (Lin) as in Fig. 6(c) . Real MOS transistors are not perfect square-law devices and have intrinsic third-order distortion, e.g., due to sub-threshold and mobility reduction effects. These terms cancel partially in an inverter (Fig. 3) leaving a residual third-order distortion, which spreads due to PVT variations as can be inferred from Fig. 6(a) . In the new LNTA topology, this residual term is further suppressed by resistive degeneration. It can be inferred that the new concept not only reduces the spread in the but also increases the minimum , thus providing a better guaranteed performance across process variations. and temperature. The plots shows that there is cancellation of distortion in all cases which can be inferred from the peaks. However, the minimum of the inverter (4 dBm for sweep and 7 dBm for temperature sweep) is much worse than that of the new transconductor (18 dBm for both and temperature sweeps). These simulations clearly demonstrate the robustness of the linearization technique to PVT variations.
The square-law terms in the MOS transistors of the proposed LNTA will not always cancel perfectly. The advantage in IIP3 for the Linearized transconductor with floating battery (index " "), compared to a regular degenerated MOST (index " ") derived in the Appendix is given below:
If we design for , and assume a (rather pessimistic) worst case spread of compared to of 20%, we still achieve 20 dB improvement in IIP3 provided that the second-order to third-order distortion conversion is the dominant third-order distortion mechanism. Real MOS transistors, particularly in nanometer technologies are far from square-law, as there are other mechanisms like mobility reduction, sub-threshold and short-channel effects. Some approximate expression for IIP3s are presented systematically in [17] , but for nanometer technologies such simple modeling does not render a good fit to simulated results. We decided to keep the math simple and intuitive to achieve insight, and resort to simulations using BSIM4.4 for reliable results.
Any floating battery implementation will suffer from a finite non-zero series impedance. The improvement in when the series impedance of the battery is non-zero is derived in the Appendix using ideal-square law approximation as:
(A-10a) Both (A-8a) and (A-10a) were validated by using behavioural simulations with square-law models.
To study the effect of -mismatch between the MOS transistors, the relative widths of the PMOS and NMOS transistors were changed to create an effective -mismatch and the resulting effect on the for various degeneration factors. The results plotted in Fig. 7(a) are simulated s of the resistively degenerated inverters with (continuous/Lin) and . Increasing -mismatch changes not only the second-order to third-order distortion conversion but also changes the inherent third-order distortion cancellation between the PMOS and NMOS transistors (Fig. 3) . This results in high IIP3 for the low degeneration case of Fig. 7(a) . The improvement in is more than 6 dB in all cases and the of the proposed transconductor is quite insensitive to -mismatch. ) is increased as a percentage of the degeneration resistance . Again, the actual is less than predicted by the square-law model (A-10a) as other effects dominate.
in this case gradually degrades when is increased, as predicted by (A-10a). For cases of low degeneration, the degrades more rapidly as the linearity relies on bypassing of second-order currents through the floating battery.
V. CHIP IMPLEMENTATION DETAILS
Implementing a broadband high-quality floating battery ( ) is challenging. However, requirements can be relaxed as a low impedance path is mainly important at low frequencies ( ) and at twice the LO frequencies ( , , ). At low frequencies, we can achieve a low impedance path by using a floating voltage regulator, i.e., a "By-pass Amp." as in Fig. 8(a) . At high frequencies, the capacitive path (10 pF) which is an N-Well accumulation thick-oxide capacitor provides a low-impedance by-pass path for the double frequency terms. The regulator is implemented by a PMOS transistor ( is a thick-oxide device making a ) that is driven by an error amplifier (OTA). The error amplifier is an NMOS input single stage cascoded differential amplifier as shown in Fig. 8(b) , which also shows the sizes of the transistors. All transistors except are thick-oxide devices. The feed-forward capacitors (180 fF), implemented using metal-oxide-metal capacitors, stabilize the negative feedback loop by cancelling the phase shift caused by the pole created by and input capacitance of the OTA due to transistors by creating a zero. The resistors and are used to derive a scaled version of the supply voltage to be used as the floating battery voltage.
are made variable by adding triode MOSFETs in series. and [ Fig. 8(d) ] are also triode MOSTs. Together they are used to regulate the bias current of the inverter to counteract PVT variations on the bias current. The bias voltages and are derived by using replica biasing.
The inverter itself shown in Fig. 8(c) is made width-programmable for gain, linearity and input capacitance. It is possible to switch on sections of the inverter to increase gm to compensate for the reduction in gain due to resistive degeneration. The unutilized inverter sections are isolated using switches ( ) at the gate to reduce parasitic input capacitance. and shown in Fig. 8(d) are used to set the LNTA in a low noise mode (without degeneration) for use in the absence of blockers.
Primarily, the new LNTA improves the gate voltage to drain current linearity. To get the full benefit of the technique, the virtual ground impedance needs to be low. However, the output impedance of the LNTA is also increased just as in a resistively degenerated inverter, making it less sensitive to nonlinearity caused by finite virtual ground impedance.
In the the proposed LNTA any noise current generated by the By-pass Amp. [ Fig. 8(a) ] that flows through Mp will circulate through the NMOS and PMOS transistors of the inverter provided that they have the same transconductance (Gm) and will not reach the output. Thus, this LNTA is suitable for linear and low-noise applications. When the NMOS and PMOS transistors have the same bias current, the percentage mismatch in their respective transconductance and is quite insensitive to process variations (assuming nominally matched Gms). The total output noise current density of a transconductor due to individual uncorrelated noise sources ( ) is given by . Here, is the current gain of the noise source to the output. The current gain from the drain current of [ Fig. 8(a) ] to the output of the LNTA is proportional to the Gm-mismatch which is quite small. Therefore, the contribution of to the output noise density is proportionate to which is very small if the mismatch is small.
The supply voltage in the new LNTA topology is higher compared to an inverter as the degeneration resistors also carry the bias current. Making the degeneration resistors differential requires current sources or high valued inductors (chokes). The current sources add a noise penalty and consume voltage headroom while inductors consume a large area and work only for a limited frequency range making these options unattractive. AC coupling the input of the LNTA as in [16] helps to lower the supply voltage but results in signal loss across the ac coupling capacitors as it forms a capacitive voltage divider together with the gate capacitance of the MOSFETs. Therefore, a higher supply voltage was used and the triode MOSFETs [ Fig. 8(d) ] were used to regulate the and hence the drain currents of the MOSFETs. The higher supply voltage and the supply current used to implement the By-pass Amp. costs extra power but gives a PVT robust . To simulate the effect of the floating battery impedance, twotones were applied at the differential LNTAs [ Fig. 8(d) ] input using SpectreRF periodic analysis including the RC layout extraction of the "floating battery". The first tone of magnitude 0.3 Vrms (differential) is fixed at frequency GHz. The second tone which is a periodic small-signal tone has its frequency swept from 1 GHz to 3 GHz. The periodic voltage transfer from the LNTA's input at frequency to the voltage across the By-pass Amp. at the difference frequencies from 0 to 1 GHz and the sum frequencies are shown in Fig. 9(b) . Fig. 9(c) shows the simulated periodic small-signal output current transfer of the LNTA from its input to output at fundamental frequency (continuous) and the third-order frequency (dashed). The voltage developed across the floating battery which is the same as the difference in source voltages (Fig. 8) of the NMOS and PMOS transistors indicates the non-zero magnitude of floating battery impedance. The second-order to third-order distortion conversion effect can be understood by following, for example, the two input points MHz which are indicated by dotted and dashed lines, respectively, in Fig. 9 . The battery voltage at the difference frequencies [ Fig. 9(b) ], increases with frequency due to reduction of loop-gain of the regulator loop and reaches a maximum around 700 MHz and decreases due the capacitance [ Fig. 8(a) ] taking over. Correspondingly, the third-order distortion [ Fig. 9(c) ] has a bump with its maximum 700 MHz from 2 GHz. There is a degradation of around 1.5 dB in the due to the finite loop gain. At the sum frequencies ( ), the battery voltage [ Fig. 9(b) ] decreases with frequency due to capacitive impedance continuously reducing. The third-order distortion [ Fig. 9(c) ] is correspondingly tilted. From the third-order distortion generation mechanism demonstrated in Fig. 9 , it can be concluded that the impedance of the floating battery should be low at both the difference and sum/double frequencies. The distance between the fundamental at and IM3 term is 30 dB giving a simulated input-referred of 15 dBm (input power at is 0 dBm). Fig. 10(a) shows the simulated spot and NF at 2 GHz of the LNTA when the transconductance [ Fig. 8(c) ] and the degeneration resistor R [ Fig. 8(d) ] are digitally tuned. To verify the robustness of the LNTA to variations, Monte Carlo simulations (50 trials) were done for process/(process & mismatch) variations. The results are shown in Fig. 10(b) for the NF and Fig. 11(a) for the variations. Fig. 11(b) shows the variations across process corners (without mismatch). Process variations cause mismatch between the NMOS and PMOS transistors while process & mismatch variations also cause spread in the replica biasing settings. While the NF degrades from a nominal value of 1.8 dB to 2.2 dB in the worst case for process and mismatch, the minimum is within 1 dB compared to the nominal value (15 dBm), proving the LNTA's robustness.
VI. MEASUREMENTS
To verify the improvement of IIP3 due to the by-pass circuit, an experimental chip was designed with only the crucial RF components that define RF-linearity. The parts indicated in the dotted box of Fig. 12(a) are implemented on-chip. We implemented a fully differential version of the LNTA in a 45 nm CMOS process. The mixers in Fig. 12(a) are driven by 4-phase non-overlapping LO signals which are generated from an on-chip divide-by-2 circuit with 1.1 V supply. The divider inputs are differential and are driven by an off-chip generated 2 times LO signal (2 ) . The AC coupling in the LO path imposes a low-frequency limit of MHz. The LNTA itself uses a 1.5 V supply. Thick-oxide devices were used in appropriate locations to avoid reliability problems. The active chip area [ Fig. 12(b) ] is approx. 0.09 mm . External baseband OPAMPs [22] were used in this research work to purely study the LNTA's linearity. All measurements were done with a fully differential setup. The AUX/MAIN TIA feed-back (Fig. 2) consist of and pF, respectively. The LNTA of Fig. 8(d) can be programmed in the following two modes: 1) Degeneration OFF ("LNF"/Low Noise Figure) and 2) Degeneration ON ("Lin"/Linear Mode). The bypass capacitor is connected in both modes as using a series switch would degrade its high frequency factor. The by-pass amplifier is also kept on in "LNF" mode but at low bias. To test the beneficial effect of the by-pass in the new LNTA topology of Fig. 8(d) , we measured IIP3 and compression of the LNTA.
For the IIP3 test, we used two test tones at offsets of 0.5 and 0.7 MHz from the LO frequency ( ) with swept input powers of the two test tones. For fair comparison, the transconductance the two modes was programmed to be nearly equal. This was done to achieve similar noise performance in both the modes (assuming that the noise excess factor (NEF) of a MOSFET which is the NEF of an ideal resistor). To achieve the same effective transconductance in both the modes, the inverter sections in Fig. 8(c) are turned on, leading to increased power consumption in the Lin mode. Fig. 13(a) shows the results for of 2 GHz. We see that the improves from 2 dBm to 8 dBm. Although the absolute achieved IIP3s are less than expected from simulations, we clearly see a significant benefit in linearity of about 5 to 6 dB. The low and high side IM3 products at -and -respectively were found to be within 0.5 dB of each other.
To see how the linearity improvement depends on frequency, we measured versus from 0.75 to 3 GHz as shown in Fig. 13(b) . For higher frequencies, linearity improves, because the bypass capacitor is more effective there, as was previously discussed. In order to verify the LNTA topology's robustness to large-signal nonlinearity, a one-tone compression test was done by sweeping the power of a test tone at 500 kHz from GHz for both the modes. Compression points of and dBm for both modes were found respectively. This demonstrates that the linearity improvement is robust for large input signals. We also tested the combination of the AUX path at GHz [ Fig. 12(a) ] with the highly linear ( dBm) MAIN path containing only the matching resistor and the main mixer to verify the 3 dB improvement assuming a very linear main path. The AUX/MAIN paths were combined using a 500 potentiometer which was adjusted for noise cancellation. Indeed dBm was found. This shows that under noise cancellation conditions [7] , [13] , the LNTA dominates the distortion performance.
The measured (8 dBm) value was lower than the simulated value (15 dBm, Fig. 9 ). Upon investigation on the layout, we discovered excess series resistance between the LNTA output and the mixer degrading the virtual ground impedance (Fig. 1) and thus limiting the achievable . When this series resistance is added in the simulation netlist, we obtain an of 10.5 dBm which is close to the measurements. To analyze the noise performance of the LNTA, we obtained the input referred noise voltage of the LNTA by referring the output noise of the LNTA path to its input via its gain. The noise contributions from the external OPAMPs and the feedback resistors were measured separately and subtracted from the output noise density. The on-chip mixer's noise cannot be measured and compensated but since the same mixer is used in both the modes, it is possible to compare the noise performances of both the modes. The NEF [17] is an appropriate measure of noise performance for a transconductor. NEF of the LNTA with mixer was calculated for various LO frequencies. The results in Fig. 14 show that the noise performance is only slightly degraded when using the new technique. This is because the noise of the By-pass Amp. in Fig. 8(d) does not affect the output current of the LNTA, provided that the transconductance of the NMOS and PMOS is almost the same. To get an impression of the robustness of the linearity improvement, the chip was heated with a hot-air blower at 150 in the "Lin" mode. The degrades only slightly by 0.55 dB. The LNTA consumes 8.7 and 14.5 mA in the "LNF/Low Noise" and "Lin/Linear" modes respectively. An equal amount of the extra power is consumed to increase the transconductance [ Fig. 8(c) ] and to reduce the battery impedance, respectively.
VII. CONCLUSIONS
A circuit technique to linearize an LNTA in a robust way is proposed and analyzed. The circuit exploits resistive degeneration combined with a floating battery to address the problem of second-order to third-order distortion conversion due to negative feedback with insufficient loop-gain. Although the performance is less than predicted by simulations due to layout parasitics, experimental results confirm a robust improvement of both and the large-signal compression.
APPENDIX
The CMOS inverter's ( Fig. 3 ) output current's ( ) relation to the gate-source voltage of the NMOS transistors ( ) using the square law approximation is: (A-1) where , and , , and are the corresponding positive valued threshold voltages, oxide capacitance per unit area, carrier mobilities, and aspect ( ) ratios of the NMOS and PMOS transistors respectively. Under quiescent bias condition ( ) achieved by say self-biasing with , the PMOS and NMOS transistors carry the same current (
). The output current perturbation is:
The second-order terms can be cancelled [23] by setting the appropriate aspect ratios such that . Then we get a linear relation . However, the current perturbation on the supply is , where is given by:
Thus, the supply (and similarly the ground) has fundamental and second-order terms while the output current remains linear. Now, the second-order to third-order distortion conversion in a degenerated MOS transistor will be derived using simple square-law model. The drain current perturbation of the NMOS transistor about the quiescent value is given by:
(A-4)
When resistively degenerated, the MOST transistor can be seen as an amplifier whose output drain current is fed back as a source voltage using the resistor [ Fig. 4(a) ]. Using formulae in [18] , [21] and setting the loop gain to and the feedback factor to , the output current perturbations of the degenerated NMOS and PMOS transistors are given by:
Using (A-5) and the approximation which simplifies the equations and gives insight into the imperfect cancellation effects, the perturbations in the output current of the degenerated inverter (without floating battery) is given by: (A-6) In the degenerated inverter with floating battery, the inverter [ Fig. 15(a) ], can be treated as a transconductance amplifier with -relation given by (A-2) while the feedback factor is as the two degeneration resistors are in parallel for signal perturbations. Using formulae in [18] , [21] , the output current of the degenerated inverter (with floating battery) with ( ) is given by:
(A-7) Comparing (A-6) and (A-7), the IIP3 advantage when the second-order to third-order distortion conversion is the dominant source of third-order distortion is given by [see (1) ]: (A-8)
Next, the improvement to IIP3 when the floating battery impedance [ Fig. 15(b) ] is finite w.r.t. the case where there is no battery [ Fig. 5(a) ] will be derived. The analysis is simplified by using the assumption ( and ) which makes the circuit symmetric about the line XX' in Fig. 15(c) . As previously seen [ Fig. 5(a) ], the node voltages and are in-phase for odd-order distortion terms and anti-phase for even-order distortion terms. Thus a current flows through only for even-order distortion. This modifies the loop gain and the feed-back factor seen by the even-order terms to and [see Fig. 15(c) ] instead of and in the case of no battery (A-7) respectively. Using formulae in [18] , [21] , the output current of the degenerated inverter with a finite-impedance floating battery is given by:
Here, is the impedance of the battery at the second-order frequency. Comparing (A-6) with (A-9), and using (1), the advantage in IIP3 when the battery impedance is finite is given by: (A-10)
